


Power Train Scaling for High Frequency Switching, Impact on Power Controller Design

By Dr. Sami Ajram

SL3J SYSTEMS, S.A.R.L.
5 Pl. de la Joliette
13002 Marseille, France
Email: <Sami.Ajram@SL3J.com>



Oct 2010

IEEE PowerSoC 2010


Outline

- **Background for High Frequency Switching**
- **Dealing with Noise**
- **Challenges For HF Controllers**

HF DC to DC Converters



Challenges

- Challenges for Technologist
 - Ultra Fast Power Switches with High Breakdown Voltage
 - Low DCR HF Inductor
 - Low ESR Capacitor
 - **Compatible Integration Process**
 - SiP, SoC etc
- Challenge for Designers
 - Voltage ringing is way higher than regulated voltage amplitude
 - Differentiate Load transients from Ringing
 - Power Consumption in PWM circuitry
 - **Construct Simple, Scalable and Exportable Design**
 - **Only Simple Ideas work efficiently**





Background, Solid State Power Switching

Hi-Lo Transition




Background, Solid State Power Switching

Lo-Hi Transition





Background, Solid State Power Switching

Hi-Lo Transition : Waveforms



Background, Solid State Power Switching

Lo-Hi Transition : Waveforms




Overview of Switch Power Losses

Low Side Switch

- **Switching Losses Causes**
 - Q_g Charging and discharging
 - C_{DS} Charging (Discharging is often adiabatic)
 - Body diode charge recovery (losses induced at HS switch)
 - Parasitic Inductor Energy

$$P_{AC} = \frac{1}{T_0} \left(\frac{1}{2} C_{DSO} V_{DD}^2 + Q_G V_{DD} + Q_R V_{DD} + \frac{1}{2} L_S I_L^2 \right)$$



- **Conduction Losses**
 - Conduction losses in $R_{DS(on)}$
 - Body diode Forward losses (short time)
 - Shoot through current (use BBM)

$$P_{DC} = (1 - D) \cdot R_{ON} \cdot I_L^2 + (1 - D) \cdot R_{ON} \cdot \frac{\Delta I^2}{12} + \frac{\Delta T}{T_0} \cdot V_F \cdot I_L$$


Overview of Switch Power Losses

High Side Switch

- **Switching Losses Causes**

- Q_g Charging and discharging
- C_{DS} Discharging (Charging is often adiabatic)
- $I_{ds} \times V_{ds}$ crossing at turn on
- Parasitic Inductor Energy

$$P_{AC} = \frac{1}{T_0} \left(Q_G V_{DD} + \frac{I_L}{I_{DRV}} C_{GDO} \cdot V_{ED}^2 + \frac{1}{2} C_{DSO} V_{DD}^2 + \frac{1}{2} L_S I_L^2 \right)$$



- **Conduction Losses**

- Conduction losses in $R_{DS(on)}$
- Shoot through current (use BBM)

$$P_{DC} = D \cdot R_{ON} \cdot I_L^2 + D \cdot R_{ON} \cdot \frac{\Delta I^2}{12}$$

Intrinsic Limitations for Power Train Scaling

- The sum ($P_{AC} + P_{DC}$) is minimum When ($P_{AC} = P_{DC}$)
- Reason : $P_{AC} \times P_{DC} = \text{Constant}$


$$\frac{(P_{AC} + P_{DC})_{MIN}}{P_{IN}} = \frac{2 \cdot P_{AC}}{P_{IN}} \cong \left(\frac{V_{IN}}{V_{OUT}} \right) \left(\frac{S_{PWR}}{S_{DRV}} \right) (F_0 K_D)$$

- ✓ Stage Scaling (20, 50, 100...)
- ✓ K_D for CMOS ranges from 10ps to 100ps
- ✓ At 10MHz => for instance $F_0 \cdot K_D = 0.001$

Device / Process Optimization

[S. Ajram, G. Salmer, IEEE Trans. Power Electronics 2001]

Parameter	Physics
Breakdown Voltage	$V_{dsB} \approx V_{dsuB} \cdot \left(\frac{1}{1+\beta} \right)^{\frac{1}{n}}$
(V _{BD}) See Note (1)	$V_{dsuB} = 60 \cdot \left(\frac{E_g}{1.11} \right)^{\frac{3}{2}} \left(\frac{10^{16}}{N_A^{Channel}} \right)^{\frac{3}{4}}$
On-State Resistance (R _{ON})	$\frac{1}{q \cdot N_s^D \cdot \bar{\mu}_n^D} \frac{L_{gd}}{W_g}$
Maximum Input Capacitance (C _{in})	$W_g \cdot L_g \cdot C_{OX}$
Loss Factor k _D =C _{in} .R _{ON}	$\frac{L_{gd} \cdot L_g \cdot C_{OX}}{q \cdot N_s^D \cdot \bar{\mu}_n^D}$



W_g: Gate width

C_{OX}: Oxide capacitance

V_{gsOn}: Gate-to-source on-state voltage

V_T: Threshold voltage

N_{sD}, $\bar{\mu}_n^D$: Respectively, the surface doping level and the electron mobility in the drain-to-channel lightly doped region

NA Channel: Substrate doping level under the gate

b: Parasitic substrate NPN transistor current gain

v_s: Carrier saturation velocity



Note (1) Comment by Pr. Paul Chow, RPI USA

This equation does not fit for bandgap larger than 2.5eV such as for SiC or GaN, use the following reference instead

T. Paul Chow and Ritu Tyagi "Wide Bandgap Compound Semiconductors for Superior High-Voltage Unipolar Power Devices" IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 41, NO. 8, AUGUST 1994


Solid State Power Switching

Parasitics do not turn off




Parasitic's Around the Power Train

Regardless what Integration Technology is used



Ringing in a 20MHz DCDC power Stage (Simulation)




Impact of HF Noise on System Performance

- **At System Level**
 - Cross talk with Analog and RF Ips
 - Conducted Noise
 - Radiated Noise
 - => Push beyond IF Band (20MHz for instance)
 - EMI compliance
 - FCC starts at 30MHz !
- **At DCDC Converter Level**
 - Power Efficiency
 - Controller Design

Solid State Power Switches


Dealing with Ringing

- **Cause**
 - The ringing exchanges energy between
 - Drain to source capacitance
 - Loop inductance
 - The SRF of the storage inductor results in Higher Frequency ringing
- **What to do?**
 - Reduce Loop inductance
 - Use on-chip decoupling
 - Position the damping snubber to «bypass» the ringing
 - Rely on HF losses in magnetics and in Si substrate to absorb HF ringing




Noise Coupling at System Level

Engineering Practice




Noise Coupling at System Level

Better Engineering Practice




Reducing Ringing Enables HF Switching

Integrated or Reported Passives




Ringing in a 20MHz DCDC power Stage

Damping Loop inductance Ringing (Simulation)




Controller Design Template




HF Controller Design

Issues, First Layer



HF Controller Design

Issues, Ringing



Usual Techniques

- **Filtering**
 - Load Transient
- **Blanking**
 - + Good but hits Min Duty Cycle
 - Saturation and Non Linearity (headache)
- **Distributed / Multiphase Control**
 - + Reduce Ripple by Construction
 - HF ripple is still an issue
- **Hysteretic or Half Hysteretic**
 - + Great solution because it put space between ringing
 - + Great Transient response
 - Min Frequency Causes Inductor Saturation
 - EMI
- **Under Sampling, Half Digital or Digital**
 - + Robust by construction
 - Poor Load Transient or to be proven yet
 - Power Consumption

Controller Solutions

- **Multi Phase Controller => Perfect fit for Supply on Chip**
- **Immune Controller Design**
 - Differential / synchronous sensing
 - Synchronous filtering
- **Current Mode instead of Voltage Mode analog circuits (1)**
- **Exploit Time and Phase resolution instead of Voltage and current**
- **Exploit Predictive Architectures**
- **Etc.**

(1) Not to be confused with Current or Voltage Mode Controllers

S. AJRAM, SL3J SYSTEMS SARL, Marseille France